Skip to content

[WIP][STA] Added Tutorial for Post-Implementation Timing Analysis #3017

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 4 commits into
base: master
Choose a base branch
from

Conversation

AlexandreSinger
Copy link
Contributor

Created a tutorial demonstrating how OpenSTA can be used after VPR to
perform static timing analysis.

Added an option to have VPR generate an SDC file containing the timing
commands required for an external timing analysis of the post-
implementation netlist to match VPR's timing analysis.
Created a tutorial demonstrating how OpenSTA can be used after VPR to
perform static timing analysis.
@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool docs Documentation lang-cpp C/C++ code labels May 1, 2025
@AlexandreSinger
Copy link
Contributor Author

Note: This PR is WIP since it depends on the prior STA PR to be merged first. Raised the PR to use the document preview.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
docs Documentation lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant