Skip to content

Commit 00bd091

Browse files
[SQUASH ME] Added Splash Figure
1 parent 25ab85f commit 00bd091

File tree

2 files changed

+7
-1
lines changed

2 files changed

+7
-1
lines changed

doc/src/tutorials/timing_analysis/index.rst

+7-1
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,13 @@ not support all timing constraints and does not provide a TCL interface to allow
1111
you to directly interrogate the timing graph. VPR also has limited support for
1212
multi-clock timing analysis, which tools like OpenSTA have better support for.
1313

14-
A user flow which would use this would perform the following steps:
14+
.. _fig_timing_analysis_design_cycle:
15+
16+
.. figure:: timing_analysis_design_cycle.png
17+
18+
Timing analysis design cycle flow diagram.
19+
20+
A user design cycle which would use this would perform the following steps:
1521
1. Run VPR with the timing commands it can support.
1622
2. Perform timing analysis on the resulting netlist using OpenSTA with
1723
more complex timing commands.
Loading

0 commit comments

Comments
 (0)