-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathdma.c
150 lines (142 loc) · 4.06 KB
/
dma.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
/*****************************************************************************
* dma.c: DMA module file for NXP LPC17xx Family Microprocessors
*
* Copyright(C) 2009, NXP Semiconductor
* All rights reserved.
*
* History
* 2009.05.26 ver 1.00 Prelimnary version, first Release
*
******************************************************************************/
#include "lpc17xx.h"
#include "i2s.h"
#include "dma.h"
#if I2S_DMA_ENABLED
volatile uint32_t DMATCCount = 0;
volatile uint32_t DMAErrCount = 0;
volatile uint32_t I2SDMA0Done = 0;
volatile uint32_t I2SDMA1Done = 0;
/******************************************************************************
** Function name: DMA_IRQHandler
**
** Descriptions: DMA interrupt handler
**
** parameters: None
** Returned value: None
**
******************************************************************************/
void DMA_IRQHandler(void)
{
uint32_t regVal;
regVal = LPC_GPDMA->DMACIntTCStat;
if ( regVal )
{
DMATCCount++;
LPC_GPDMA->DMACIntTCClear |= regVal;
if ( regVal & 0x01 )
{
I2SDMA0Done = 1;
}
else if ( regVal & 0x02 )
{
I2SDMA1Done = 1;
}
}
regVal = LPC_GPDMA->DMACIntErrStat;
if ( regVal )
{
DMAErrCount++;
LPC_GPDMA->DMACIntErrClr |= regVal;
}
}
/******************************************************************************
** Function name: DMA_Init
**
** Descriptions:
**
** parameters:
** Returned value:
**
******************************************************************************/
uint32_t DMA_Init( uint32_t ChannelNum, uint32_t DMAMode )
{
if ( ChannelNum == 0 )
{
LPC_GPDMA->DMACIntTCClear = 0x01;
if ( DMAMode == M2P )
{
/* Ch0 set for M2P transfer from mempry to I2S TX FIFO. */
LPC_GPDMACH0->DMACCSrcAddr = DMA_SRC;
LPC_GPDMACH0->DMACCDestAddr = DMA_DACR;
/* The burst size is set to 1. Terminal Count Int enable */
LPC_GPDMACH0->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x01 << 12) | (0x01 << 15)
| (1 << 26) | 0x80000000;
}
else if ( DMAMode == P2M )
{
/* Ch0 set for P2M transfer from I2S RX FIFO to memory. */
LPC_GPDMACH0->DMACCSrcAddr = DMA_SSP0_RX_FIFO;
LPC_GPDMACH0->DMACCDestAddr = DMA_DST;
/* The burst size is set to 1. Terminal Count Int enable. */
LPC_GPDMACH0->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x00 << 12) | (0x00 << 15)
| (1 << 27) | 0x80000000;
}
else if ( DMAMode == P2P )
{
/* Ch0 set for P2P transfer from I2S DAO to I2S DAI. */
LPC_GPDMACH0->DMACCSrcAddr = DMA_I2S_TX_FIFO;
LPC_GPDMACH0->DMACCDestAddr = DMA_SSP0_RX_FIFO;
/* The burst size is set to 32. */
LPC_GPDMACH0->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x04 << 12) | (0x04 << 15)
| 0x80000000;
}
else
{
return ( 0 );
}
}
else if ( ChannelNum == 1 )
{
LPC_GPDMA->DMACIntTCClear = 0x02;
if ( DMAMode == M2P )
{
/* Ch1 set for M2P transfer from mempry to I2S TX FIFO. */
LPC_GPDMACH1->DMACCSrcAddr = DMA_SRC;
LPC_GPDMACH1->DMACCDestAddr = DMA_DACR;
/* The burst size is set to 1. Terminal Count Int enable. */
LPC_GPDMACH1->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x04 << 12) | (0x04 << 15)
| (1 << 26) | 0x80000000;
}
else if ( DMAMode == P2M )
{
/* Ch1 set for P2M transfer from I2S RX FIFO to memory. */
LPC_GPDMACH1->DMACCSrcAddr = DMA_SSP0_RX_FIFO;
LPC_GPDMACH1->DMACCDestAddr = DMA_DST;
/* The burst size is set to 1. Terminal Count Int enable. */
LPC_GPDMACH1->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x00 << 12) | (0x00 << 15)
| (1 << 27) | 0x80000000;
}
else if ( DMAMode == P2P )
{
/* Ch1 set for P2P transfer from I2S DAO to I2S DAI. */
LPC_GPDMACH1->DMACCSrcAddr = DMA_I2S_TX_FIFO;
LPC_GPDMACH1->DMACCDestAddr = DMA_SSP0_RX_FIFO;
/* The burst size is set to 32. */
LPC_GPDMACH1->DMACCControl = (DMA_SIZE & 0x0FFF) | (0x04 << 12) | (0x04 << 15)
| 0x80000000;
}
else
{
return ( 0 );
}
}
else
{
return ( 0 );
}
return( 1 );
}
#endif /* end if DMA_ENABLED */
/******************************************************************************
** End Of File
******************************************************************************/